Draw the output signals C1 and C2 in the given combination of gates.

               

Hint: The output of the circuit depends on the logic of the circuit.
Step 1: Fin the output at each state.
First, draw the truth table of C1 and C2.