For the given circuit, the input digital signals are applied at the terminals \(A\), \(B\) and \(C\). What would be the output at terminal \(Y\)?
 

1.
2.
3.
4.

Subtopic:  Logic gates |
 57%
From NCERT
NEET - 2021
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh
Hints
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh

Consider the following Statements (A) and (B) and identify the correct answer. 

(A) A Zener diode is connected in reverse bias when used as a voltage regulator.
(B) The potential barrier of p-n junction lies between \(0.2\) V to \(0.3\) V.
 
1. (A) is correct and (B) is incorrect.
2. (A) is incorrect and (B) is correct.
3. (A) and (B) both are correct.
4. (A) and (B) both are incorrect.

Subtopic:  Applications of PN junction |
From NCERT
NEET - 2021
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh
Hints
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh

The electron concentration in an \(\mathrm{n\text-}\)type semiconductor is the same as the hole concentration in a \(\mathrm{p\text{-}}\)type semiconductor. An external field (electric) is applied across each of them. Compare the currents in them.

1. current in \(\mathrm{n\text-}\)type \(>\) current in \(\mathrm{p\text{-}}\)type.
2. no current will flow in \(\mathrm{p\text{-}}\)type, current will only flow in \(\mathrm{n\text-}\)type.
3. current in \(\mathrm{n\text-}\)type \(=\) current in \(\mathrm{p\text{-}}\)type.
4. current in \(\mathrm{p\text{-}}\)type \(>\) current in \(\mathrm{n\text-}\)type.
Subtopic:  Types of Semiconductors |
 50%
From NCERT
NEET - 2021
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh
Hints
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh

advertisementadvertisement

Following diagram performs the logic function of:

1. AND gate

2. NAND gate

3. OR gate

4. XOR gate

Subtopic:  Logic gates |
 77%
From NCERT
AIPMT - 2003
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh
Hints
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh

The barrier potential of a p-n junction diode does not depend on:

1. diode design

2. temperature

3. forward bias

4. doping density

Subtopic:  PN junction |
 73%
From NCERT
AIPMT - 2003
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh
Hints
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh

If a full-wave rectifier circuit is operating from \(50~\text{Hz}\) mains, the fundamental frequency in the ripple will be:
1. \(25~\text{Hz}\)
2. \(50~\text{Hz}\)
3. \(70.7~\text{Hz}\)
4. \(100~\text{Hz}\)

Subtopic:  Rectifier |
 66%
From NCERT
AIPMT - 2003
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh
Hints
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh

advertisementadvertisement

Reverse-bias applied to a junction diode:

1. lowers the potential barrier
2. raises the potential barrier
3. increases the majority carrier current
4. increases the minority carrier's current

Subtopic:  PN junction |
 74%
From NCERT
AIPMT - 2003
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh
Hints
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh

The current \((I)\) in the circuit will be:

1. \(\frac{5}{40}~\text{A}\)
2. \(\frac{5}{50}~\text{A}\)
3. \(\frac{5}{10}~\text{A} \)
4. \(\frac{5}{20}~\text{A}\)

Subtopic:  PN junction |
 88%
From NCERT
AIPMT - 2001
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh
Hints
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh

The following truth table represent which logic gate:

A B C
1 1 0
0 1 1
1 0 1
0 0 1


1.  XOR
2.  NOT
3.  NAND
4.  AND

Subtopic:  Logic gates |
 91%
From NCERT
AIPMT - 2001
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh
Hints
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh

advertisementadvertisement

For the given circuit of the P-N junction diode, which of the following statements is correct?

        

1. In F.B. the voltage across R is V.
2. In R.B. the voltage across R is V.
3. In F.B. the voltage across R is 2V.
4. In R.B. the voltage across R is 2V.

Subtopic:  PN junction |
 79%
From NCERT
AIPMT - 2002
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh
Hints
To view explanation, please take trial in the course.
NEET 2023 - Target Batch - Aryan Raj Singh